Any one knows what does this definition mean?
“wire test_net = mubi4_test_true_strict(scanmode_i)”
i don’t understand the meaning of such usage.
usually the wire is defined just like blow in verilog/sveriog
wire test_net;
New contributor
Sulayman Li is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
Check out our Code of Conduct.