I want to introduce a one-cycle delay to valid_dat by using @(posedge clk) but it doesn’t work. Anyone knows why?

always @(posedge clk or negedge nrst) begin
    if (!nrst) begin
        valid_delay <= 0;
    end
    else begin
        valid_delay <= valid_dat;
    end
end