I have this vhdl code and as you can see, I’m trying to write it synthesizable and it’s gonna be like a ram that tries to first read from the input and then when the mode is 1, it tries to make the output as same as the input 1024 clock earlier. I’ve also wrote a test bench for it and ran the simulator but the output is all ‘U’ and memory doesn’t get changed either.