Relative Content

Tag Archive for vhdlfpgahierarchicalquestasim

VHDL Hierarchical Reference within/to Generate Statement(s)

I’m looking for some help with hierarchical reference when using generate statements. Apologies, I am short on time and haven’t yet been able to make a MCVE for this. I’ve scoured many posts, but so far haven’t found an answer to my question.