I am developing a custom RTL block on a AMD Versal platform. This block reads data from a specific location in DDR memory provided by the Processing System (PS) through the RTL’s slave interface. The data is then processed, and the processed data is written back to a different location in DDR memory. The RTL utilizes an AXI Full Master interface to perform both reading and writing operations with the DDR memory.