SystemVerilog testbench: Making an array of logic with run-time determined width
I have a class in SystemVerilog that represents an abstract data transaction in my system. It looks something like this:
I have a class in SystemVerilog that represents an abstract data transaction in my system. It looks something like this: