I am new to FPGA programming and Verilog. I know how to draw the state machine of a code and design a datapath for it. I am currently working on such a project but I am facing a problem that I have never encountered before.