I noticed that suddenly a signal in my testbench turned x.

I am working on an assignment to implement a 6-time folded FIR filter in Verilog. Both the filter module and the stimulus file compile without issues, but when I start the simulation, I get an error message saying “Modelsim is exiting with code 7” and “error loading design.” How can I resolve this issue?