I am a fpga (verilog) newbie, I wrote a piece of code, the simulation can be passed, but I’m not sure if this can really be achieved in reality (I have not bought the FPGA chip, after all, it is very expensive), please big brother take the time to point out the newbie, so that I can further study!
Thank you so much to all the dudes and dudettes around the world.picture