I am facing compilation issue while running the system verilog codes.
I have tried compiling the system verilog code snippet but questa sim is giving fatal error and i did not understand that error and i want to solve this issue could anyone help me