How to generate Verilog rather than SystemVerilog from Chisel?

Here is my GCD.scala