Automatically add hierarchies in Verilog code
I have a working code generator, that on top-level, just instantiates modules and takes care of all the connectivty – that one is proven to be working.
I have a working code generator, that on top-level, just instantiates modules and takes care of all the connectivty – that one is proven to be working.