When studying computer architecture in college, I learned that the data bus pins connecting the CPU and L1 cache for data transmission are sized according to the register bit size. For example, in a 64-bit system, I understand that the data bus pins between the CPU and L1 Cache are 64 bits.