In IC design, there are three main simulation steps: RTL simulation, gate-level simulation, and layout simulation. The layout simulation includes timing information and other details. However, I am not sure if RTL simulation also includes timing information. Therefore, I hope someone can help clarify this.